Country Flags IBS Electronics USA IBS Electronics Mexico IBS Electronics Philippines IBS Electronics China IBS Electronics Malaysia IBS Electronics India IBS Electronics Hong Kong IBS Electronics Singapore
Home > Semiconductors > Logic ICs > Counter Shift Registers > Philips 74HCT193PW IC Synchronous Up / Down Counter 43MHz SMD 16-TSSOP

Philips 74HCT193PW IC Synchronous Up / Down Counter 43MHz SMD 16-TSSOP

Be the first to review this product

Availability: In stock

Only 775 left

  • Buy 10 for $0.5000 each and save 17%
  • Buy 50 for $0.4000 each and save 34%
  • Buy 100 for $0.3500 each and save 42%
  • Buy 500 for $0.3000 each and save 50%
  • Buy 1000 for $0.2500 each and save 59%
  • Buy 2000 for $0.2000 each and save 67%

Quick Overview

Philips - Phil 74Hct193P IC

Philips 74HCT193PW IC Synchronous Up / Down Counter 43MHz SMD 16-TSSOP

Double click on above image to view full picture

Zoom Out
Zoom In

More Views


Philips 74HCT193P 74HCT193PW IC COUNTER U/D 4BIT BIN 16TSSOP Synchronous Up / Down Counter

Presettable synchronous 4-bit binary up/down counter

The 74HC193; 74HCT193 is a 4-bit synchronous binary up/down counter. Separate up/down clocks, CPU and CPD respectively, simplify operation. The outputs change state synchronously with the LOW-to-HIGH transition of either clock input. If the CPU clock is pulsed while CPD is held HIGH, the device will count up. If the CPD clock is pulsed while CPU is held HIGH, the device will count down. Only one clock input can be held HIGH at any time to guarantee predictable behavior. The device can be cleared at any time by the asynchronous master reset input (MR); it may also be loaded in parallel by activating the asynchronous parallel load input (PL). The terminal count up (TCU) and terminal count down (TCD) outputs are normally HIGH. When the circuit has reached the maximum count state of 15, the next HIGH-to-LOW transition of CPU will cause TCU to go LOW. TCU will stay LOW until CPU goes HIGH again, duplicating the count up clock. Likewise, the TCD output will go LOW when the circuit is in the zero state and the CPD goes LOW. The terminal count outputs can be used as the clock input signals to the next higher order circuit in a multistage counter, since they duplicate the clock waveforms. Multistage counters will not be fully synchronous, since there is a slight delay time difference added for each stage that is added. The counter may be preset by the asynchronous parallel load capability of the circuit. Information present on the parallel data inputs (D0 to D3) is loaded into the counter and appears on the outputs (Q0 to Q3) regardless of the conditions of the clock inputs when the parallel load (PL) input is LOW. A HIGH level on the master reset (MR) input will disable the parallel load gates, override both clock inputs and set all outputs (Q0 to Q3) LOW. If one of the clock inputs is LOW during and after a reset or load operation, the next LOW-to-HIGH transition of that clock will be interpreted as a legitimate signal and will be counted. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.

Additional Information

Manufacturer: Philips Semiconductor ( Acquired by NXP Semiconductors)
Product Category: Counter Shift Registers
Brand: Philips
Counter Type: Binary
Counting Sequence: Up/Down
Number of Circuits: 1
Package / Case: TSSOP-16
Logic Family: HCT
Logic Type: CMOS
Number of Input Lines: 4
Maximum Operating Temperature: + 125 C
Minimum Operating Temperature: - 40 C
Function: Counter
Mounting Style: SMD/SMT
Number of Output Lines: 4
© 1994 - 2019 IBS Electronics Inc. All rights Reserved.    •    Call Now: 1-800-717-6475     Go to Top  Go to Top of Page