Country Flags IBS Electronics USA IBS Electronics Mexico IBS Electronics Philippines IBS Electronics China IBS Electronics Malaysia IBS Electronics India IBS Electronics Hong Kong IBS Electronics Singapore
Home > Memory > Flash > AMD AM28F256-90JC Bulk Erase Flash Memory 256 Kilobit (32 K x 8-Bit) CMOS 12V PQCC-32

AMD AM28F256-90JC Bulk Erase Flash Memory 256 Kilobit (32 K x 8-Bit) CMOS 12V PQCC-32

Be the first to review this product

Availability: In stock

Only 46 left


Quick Overview

AMD AM28F256-90JC CMOS EPROM 256 Kilobit (32 K x 8-Bit) CMOS 12.0 Volt/ Bulk

AMD AM28F256-90JC Bulk Erase Flash Memory 256 Kilobit (32 K x 8-Bit) CMOS 12V PQCC-32

Double click on above image to view full picture

Zoom Out
Zoom In

More Views


AMD - AMD AM28F256-90JC 256 Kilobit (32 K x 8-Bit) CMOS 12.0 Volt/ Bulk Erase Flash Memory

256 Kilobit x 8-Bit) CMOS 12.0 Volt, Bulk Erase Flash Memory

s High performance 70 ns maximum access time s CMOS Low power consumption 30 mA maximum active current 100 µA maximum standby current No data retention power consumption s Compatible with JEDEC-standard byte-wide 32-Pin EPROM pinouts 32-pin PDIP 32-pin PLCC 32-pin TSOP s 10,000 write/erase cycles minimum s Write and erase voltage ±5% s Latch-up protected 100 mA from V s Flasherase Electrical Bulk Chip-Erase One second typical chip-erase s Flashrite Programming 10 µs typical byte-program 0.5 second typical chip program s Command register architecture for microprocessor/microcontroller compatible write interface s On-chip address and data latches s Advanced CMOS flash memory technology Low cost single transistor memory cell s Automatic write/erase pulse stop timer

The 256 K Flash memory organized as 32 Kbytes of 8 bits each. AMD's Flash memories offer the most cost-effective and reliable read/write nonvolatile random access memory. The Am28F256 is packaged in 32-pin PDIP , PLCC, and TSOP versions. It is designed to be reprogrammed and erased in-system or in standard EPROM programmers. The Am28F256 is erased when shipped from the factory. The standard Am28F256 offers access times as fast as 70 ns, allowing operation of high-speed microprocessors without wait states. To eliminate bus contention, the Am28F256 has separate chip enable (CE and output enable (OE controls. AMD's Flash memories augment EPROM functionality with in-circuit electrical erasure and programming. The Am28F256 uses a command register to manage this functionality, while maintaining a standard JEDEC Flash Standard 32-pin pinout. The command register allows for 100% TTL level control inputs and fixed power supply levels during erase and programming. AMD's Flash technology reliably stores memor y contents even after 10,000 erase and program cycles.

The AMD cell is designed to optimize the erase and programming mechanisms. In addition, the combination of advanced tunnel oxide processing and low internal electric fields for erase and programming operations produces reliable cycling. The Am28F256 uses ± 5% VPP high voltage input to perform the Flasherase and Flashrite algorithms. The highest degree of latch-up protection is achieved with AMD's proprietar y non-epi process. Latch-up protection is provided for stresses to 100 milliamps on address and data pins from +1 V. The Am28F256 is byte programmable using 10 µs programming pulses in accordance with AMD's Flashrite programming algorithm. The typical room temperature programming time of the is a half a second. The entire chip is bulk erased using 10 ms erase pulses according to AMD's Flasherase alrogithm. Typical erasure at room temperature is accomplished in less than one second. The windowed package and the 15-20 minutes required for EPROM erasure using ultra-violet light are eliminated.

Commands are written to the command register using standard microprocessor write timings. Register contents serve as inputs to an internal state-machine which controls the erase and programming circuitry. During write cycles, the command register internally latches address and data needed for the programming and erase operations. For system design simplification, the Am28F256 is designed to support either WE# or CE# controlled writes. During a system write cycle, addresses are latched on the falling edge # or CE# whichever occurs last. Data is latched on the rising edge of WE# or CE# whichever occurs first. To simplify the fol-

lowing discussion, the WE # pin is used as the write cycle control pin throughout the rest of this text. All setup and hold times are with respect to the WE # signal. AMD's Flash technology combines years of EPROM and EEPROM experience to produce the highest levels of quality, reliability, and cost effectiveness. The Am28F256 electrically erases all bits simultaneously using Fowler-Nordheim tunneling. The bytes are programmed one byte at a time using the EPROM programming mechanism of hot electron injection.

DQ0­DQ7 VCC VSS VPP Erase Voltage Switch State Control To Array Input/Output Buffers
Chip Enable Output Enable Logic Data Latch

Additional Information

Click here to Download Datasheet I
© 1994 - 2019 IBS Electronics Inc. All rights Reserved.    •    Call Now: 1-800-717-6475     Go to Top  Go to Top of Page